Please use this identifier to cite or link to this item:
http://dspace.cityu.edu.hk/handle/2031/9362
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Li, Guangyan | en_US |
dc.date.accessioned | 2020-11-24T06:20:10Z | - |
dc.date.available | 2020-11-24T06:20:10Z | - |
dc.date.issued | 2020 | en_US |
dc.identifier.other | 2020eelg577 | en_US |
dc.identifier.uri | http://dspace.cityu.edu.hk/handle/2031/9362 | - |
dc.description.abstract | With the fast development of quantum computing in recent decades, the demand for the novel postquantum cryptographic method has been triggered. Including the National Institute of Standards and Technology (NIST) and the PQCRYPTO project funded by the EU, many standards bodies and government institutions have announced their intentions on PostQuantum Cryptography. Lots of novel cryptography schemes offering quantumresistance have been published, for instance, the NewHope, the NTRU, the Ring LearningWithError (RLWE). Besides, the development of the InternetofThings (IoT) is stimulating the demand on lowcost and lightweight hardware architecture. However, there is still no lightweight postquantum cryptographic standard. Fortunately, there is a lightweighted variant of the RLWE called the Binary Ring LearningWithError(BRLWE) proposed by changing the digits of keys from 2byte into binary without significant security level distortion. To fill in the gap, the final year student designed a lightweight SystemonChip (SoC) platform based on an opensourced RISCV processor from Clifford Wolf’s Picorv32 project. The BRLWE cryptography is implemented on the SoC platform in C language, with key length = 256 bits because of the limitation of SoC platform. Besides, a novel variant of BRLWE algorithm with replaced parameter set would be proposed, which is optimized to be friendly with number theoretic transform (NTT) multiplication in order to accelerate the processing time without changing the key size. Then the SoC platform is implemented onto a 12MHz Lattice iCE40 HX8K FPGA development kit board consuming 7353 Logic Cells in total. The average process ing time for the original parameter set (including the key generation, encryption and decryption) is 26.562 seconds. And the average processing time of the variant of BRLWE algorithm with the novel parameter scheme and NTT multiplication (including the key generation, encryption and decryption) is 11.238 seconds. | en_US |
dc.rights | This work is protected by copyright. Reproduction or distribution of the work in any format is prohibited without written permission of the copyright owner. | en_US |
dc.rights | Access is restricted to CityU users. | en_US |
dc.title | Post-Quantum Cryptographic Hardware Design | en_US |
dc.contributor.department | Department of Electrical Engineering | en_US |
dc.description.supervisor | Supervisor: Dr. Cheung, Ray C C; Assessor: Dr. Cheng, Lee Ming | en_US |
Appears in Collections: | Electrical Engineering - Undergraduate Final Year Projects |
Files in This Item:
File | Size | Format | |
---|---|---|---|
fulltext.html | 147 B | HTML | View/Open |
Items in Digital CityU Collections are protected by copyright, with all rights reserved, unless otherwise indicated.